For a processor with primary caches only, an instruction cache miss rate of 1%, a data cache miss rate of 5%, a instruction mix of 30% data accesses, and a cache miss penalty of 80 cycles, what will be the contribution to total CPI from the cache misses